SOC OV788开发：9.分区信息打印

SOC OV788开发：9.分区信息打印

#include "libsif.h"

extern t_libsif_cfg * sf_libsif_cfg;
 void  func_libsif_cfg_test(void)
 {
 static  t_libsif_cfg libsif_cfg_test;
            /*
typedef struct{
    u32 base_addr;              ///< sif control base address, sif library will set this.
    u8 op_mode;                 ///< sif mode: slave mode or master mode. app will set it.
    u8 trans_mode;              ///< sif transmit mode: 1.receive mode 2.transmit mode 3.transmit+receive mode. sif library will set it.
    u8 cpol;                    ///< clock polarity. cpol=0: Actived SCL is high, in idle modeSCL is low. cpol=1: Actived SCL is low, in idle mode SCL is high. 
    u8 cpha;                    ///< clock phase. cpha=0: sampleing of data occurs at odd edge(1, 3, 5,7....) of sck clock. cpha=1: sampleing of data occurs at even edge(2, 4, 6, 8....) of sck clock 
    u8 slsb;                    ///< shift lsb firstly. slsb=1: Dtata is transferred least significant bit first. slsb=0: Data is transferred most significant bit first. 
    u8 div;                        ///< this param's value ranges from 0 to 15. Each value has corresponding clock divider value.  sif clock = system clock/(divider value). The system clock can be got by calling sysclk_get(). sif library will calculate this param from sif clock.
    u8 op_dma;                  ///< dma or cpu operation. app will set it.
    u8 ss_mode;                 ///< the mode of ss signal
    u8 endian;                  ///< data endian(big endian or small endian) 
    u8 intr_en;                 ///< enable sif interrupt
    u8 intr_fifo_cnt;           ///< fifo count when interrupt occurs
    u8 dc_enabled;              ///< enable data cache
    int timeout;                ///< software timeout   
    void (*sif_dma_irq)(void);  ///< dma interrupt callback function
    void (*signal_trig)(void);  ///< triger signal to start sif 
    u16 dma_wait;                ///< 0:don't use dma wait, >0:dma wait timeout 
}t_libsif_cfg;

    */
    memcpy(&libsif_cfg_test,sf_libsif_cfg, sizeof(libsif_cfg_test));//libsif_cfg_testsizeof(struct t_libsif_cfg));
    debug_printf("libsif_cfg_test.base_addr=%d\n",libsif_cfg_test.base_addr);
    debug_printf("libsif_cfg.op_mode=%d\n",libsif_cfg_test.op_mode);
    debug_printf("libsif_cfg.trans_mode=%d\n",libsif_cfg_test.trans_mode);

    debug_printf("libsif_cfg.cpol=%d\n",libsif_cfg_test.cpol);
    debug_printf("libsif_cfg.cpha=%d\n",libsif_cfg_test.cpha);
    debug_printf("libsif_cfg.slsb=%d\n",libsif_cfg_test.slsb);

    debug_printf("libsif_cfg.div=%d\n",libsif_cfg_test.div);
    debug_printf("libsif_cfg.op_dma=%d\n",libsif_cfg_test.op_dma);
    debug_printf("libsif_cfg.ss_mode=%d\n",libsif_cfg_test.ss_mode);
    debug_printf("libsif_cfg.endian=%d\n",libsif_cfg_test.endian);

    debug_printf("libsif_cfg.intr_en=%d\n",libsif_cfg_test.intr_en);
    debug_printf("libsif_cfg.intr_fifo_cnt=%d\n",libsif_cfg_test.intr_fifo_cnt);
    debug_printf("libsif_cfg.dc_enabled=%d\n",libsif_cfg_test.dc_enabled);

     t_sf_partition sf_h;
    //check sf header to get other offset
    sf_fast_read((u8*)&sf_h, sizeof(t_sf_partition), 0);

        #if 1
    //#define debug_printf  printf

    debug_printf("sf_partition.magic_number =0x%x \n",sf_h.magic_number );
    debug_printf("sf_partition.sflash_setting =%x \n",sf_h.sflash_setting );
    debug_printf("sf_partition.bootloader_offset =%x \n",sf_h.bootloader_offset );
    debug_printf("sf_partition.bootloader_ram =%x \n",sf_h.bootloader_ram );

    debug_printf("sf_partition.bootloader_length =%x \n",sf_h.bootloader_length );
    //printf("fileitem[0].len =%x \n",fileitem[0].len);

    debug_printf("sf_partition.system_config =%x \n",sf_h.system_config );
    debug_printf("sf_partition.bootloader2_offset =%x \n",sf_h.bootloader2_offset );
    debug_printf("sf_partition.bootloader2_length =%x \n",sf_h.bootloader2_length );
    //printf("fileitem[1].len =%x \n",fileitem[1].len);

    debug_printf("sf_partition.fw_offset =%x \n",sf_h.fw_offset );
    debug_printf("sf_partition.fw_length =%x \n",sf_h.fw_length );
    debug_printf("sf_partition.para_offset =%x \n",sf_h.para_offset );
    debug_printf("sf_partition.para_length =%x \n",sf_h.para_length );    


    debug_printf("sf_partition.fw_backup_offset =%x \n",sf_h.fw_backup_offset );
    debug_printf("sf_partition.fw_backup_length =%x \n",sf_h.fw_backup_length );
    debug_printf("sf_partition.para_backup_offset =%x \n",sf_h.para_backup_offset );
    debug_printf("sf_partition.para_backup_length =%x \n",sf_h.para_backup_length );    

    debug_printf("sf_partition.calib_offset =%x \n",sf_h.calib_offset );
    debug_printf("sf_partition.calib_length =%x \n",sf_h.calib_length );
    debug_printf("sf_partition.other_offset =%x \n",sf_h.other_offset );
    debug_printf("sf_partition.other_length =%x \n",sf_h.other_length );    
    #endif


 }

static void board_init_post(void)
{
    WriteReg32(REG_SC_DIV1, ReadReg32(REG_SC_DIV1)|BIT24);

#ifdef AUDIO_EN
    libgpio_config(PIN_AUDIO_RESET, PIN_DIR_OUTPUT);
    libgpio_write(PIN_AUDIO_RESET, PIN_LVL_HIGH);
#endif

#ifndef CONFIG_FAST_BOOT_EN
    board_sensor_init();
#endif

#ifdef CONFIG_MCU_EN
    init_for_mcu();
#endif
#ifdef CONFIG_CODE_SDRAM_LOAD_EN
    SDRAM_READ_ENABLE;
    SDRAM_CONFIG(16, 1, 16);  
    pll2clk_config(108);
#endif

#ifdef CONFIG_SIF0_EN
    easycam_sf_check_init(0);
#else
    easycam_sf_check_init(1);
#endif

    debug_printf("easycam_sf_check_init\n");
    extern void    func_libsif_cfg_test(void);
    func_libsif_cfg_test();


  

 

  
 
 

  
1
  
2
  
3
  
4
  
5
  
6
  
7
  
8
  
9
  
10
  
11
  
12
  
13
  
14
  
15
  
16
  
17
  
18
  
19
  
20
  
21
  
22
  
23
  
24
  
25
  
26
  
27
  
28
  
29
  
30
  
31
  
32
  
33
  
34
  
35
  
36
  
37
  
38
  
39
  
40
  
41
  
42
  
43
  
44
  
45
  
46
  
47
  
48
  
49
  
50
  
51
  
52
  
53
  
54
  
55
  
56
  
57
  
58
  
59
  
60
  
61
  
62
  
63
  
64
  
65
  
66
  
67
  
68
  
69
  
70
  
71
  
72
  
73
  
74
  
75
  
76
  
77
  
78
  
79
  
80
  
81
  
82
  
83
  
84
  
85
  
86
  
87
  
88
  
89
  
90
  
91
  
92
  
93
  
94
  
95
  
96
  
97
  
98
  
99
  
100
  
101
  
102
  
103
  
104
  
105
  
106
  
107
  
108
  
109
  
110
  
111
  
112
  
113
  
114
  
115
  
116
  
117
  
118
 

 Bboot fast
1WIDNcmd:6 mcu spi interface init
OOFO
Uart Initial!!

 the ov bin build time is[Jun  8 2016: 10:34:00] ___ 
mcu spi interface init
WIDNeasycam_sf_check_init
libsif_cfg_test.base_addr=-1073070080
libsif_cfg.op_mode=1
libsif_cfg.trans_mode=0
libsif_cfg.cpol=0
libsif_cfg.cpha=0
libsif_cfg.slsb=0
libsif_cfg.div=3
libsif_cfg.op_dma=0
libsif_cfg.ss_mode=0
libsif_cfg.endian=1
libsif_cfg.intr_en=0
libsif_cfg.intr_fifo_cnt=3
libsif_cfg.dc_enabled=1
sf_partition.magic_number =0x4f565449 
sf_partition.sflash_setting =8403 
sf_partition.bootloader_offset =1000 
sf_partition.bootloader_ram =10000000 
sf_partition.bootloader_length =2918 
sf_partition.system_config =3 
sf_partition.bootloader2_offset =4000 
sf_partition.bootloader2_length =2c28 
sf_partition.fw_offset =9000 
sf_partition.fw_length =240000 
sf_partition.para_offset =249000 
sf_partition.para_length =19000 
sf_partition.fw_backup_offset =262000 
sf_partition.fw_backup_length =0 
sf_partition.para_backup_offset =262000 
sf_partition.para_backup_length =0 
sf_partition.calib_offset =262000 
sf_partition.calib_length =19000 
sf_partition.other_offset =27b000 
sf_partition.other_length =5000 
[DEBUG]: devsn , devpw .

cloud tutk main app start..


  

 

  
 
 

  
1
  
2
  
3
  
4
  
5
  
6
  
7
  
8
  
9
  
10
  
11
  
12
  
13
  
14
  
15
  
16
  
17
  
18
  
19
  
20
  
21
  
22
  
23
  
24
  
25
  
26
  
27
  
28
  
29
  
30
  
31
  
32
  
33
  
34
  
35
  
36
  
37
  
38
  
39
  
40
  
41
  
42
  
43
  
44
  
45
 

文章来源: blog.csdn.net，作者：悟空胆好小，版权归原作者所有，如需转载，请联系作者。

原文链接：blog.csdn.net/xushx_bigbear/article/details/123079545